News Focus
News Focus
Followers 2
Posts 2794
Boards Moderated 0
Alias Born 03/06/2003

Re: dougSF30 post# 3297

Monday, 04/28/2003 6:41:07 PM

Monday, April 28, 2003 6:41:07 PM

Post# of 98355
dougSF30, what you've said is exactly what wbmw said. 1. adding pipeline stages to boost the clock frequency. 2. adding pipeline stages to remove the bottleneck in decode logic.

From my point of view 2 implies 1.

Volume:
Day Range:
Bid:
Ask:
Last Trade Time:
Total Trades:
  • 1D
  • 1M
  • 3M
  • 6M
  • 1Y
  • 5Y
Recent AMD News