On second thoughts about it, a single-die NB/SB chipset solution should ease pad-limitations: No i/o pads required to connect the two chips. However, AMD still plans for a two-chip-solution for its 7xx generation. Probably for diecost-considerations implying this from a dfm-stance, and flexibilty as well. Comments appreciated if i miss something else here.