the IBM design also features a record 15 levels of copper interconnect to give circuit designers more freedom that ever before to distribute power and clock signals efficiently across an entire SoC chip, which may be as large as 600mm2
LOL, going for Tredennick's infinite price, zero volume IC market.
Aside from IBM mainframe hostages who pay a million bucks plus per CPU, who can afford 15LM 600 mm2 chips?