InvestorsHub Logo
Followers 0
Posts 1252
Boards Moderated 0
Alias Born 03/30/2004

Re: wbmw post# 54102

Wednesday, 03/30/2005 8:26:34 PM

Wednesday, March 30, 2005 8:26:34 PM

Post# of 97580
Your right, it appears that INTC will be first to introduce some sort of hardware virtualization, but the point I was trying to make is that this is another area in which AMD refused to play follow the leader. Evidently, there were good reasons to not do so based on AMD's already existing HT and onboard memory controller:

http://www.theinquirer.net/?article=22212

Them...
The biggest addition to Pacifica is the memory controller. On the K8 based chips, the memory controller is on board where as on Intel platforms, it is on the north bridge. This allows AMD to add virtualisation features to the memory controller in a way that would be hard for Intel to duplicate. While the details are not out, it would really surprise me if AMD did not add a much stronger level of memory protection to each VM, and lessen the memory related overhead on a VM entry or exit. Latency reduction has benefits in a lot of ways.

Me...
There's more stuff in the article on the differences in technology, which appear to be considerable.

We'll have to see, but the FSB looks as if it will be more and more a liability for ever more reasons.

I want to find out more about the IBM chipset before I pass judgement. A review from Anandtech would be nice.

Then there's the AMD duals which should be out soon and a few other things like XP64 pro etc..
Volume:
Day Range:
Bid:
Ask:
Last Trade Time:
Total Trades:
  • 1D
  • 1M
  • 3M
  • 6M
  • 1Y
  • 5Y
Recent AMD News