Announced at the 2017 Symposia on VLSI Technology and Circuits conference in Kyoto, Japan, IBM and its research alliance partners, GlobalFoundries and Samsung described a 5 nm transistor. This silicon nanosheet transistor was detailed in the Research Alliance paper Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET.
Register for free to join our community of investors and share your ideas. You will also get access to streaming quotes, interactive charts, trades, portfolio, live options flow and more tools.