InterDigital Inc (IDCC)

[Gamco]

United States Patent 9,693,240
Tsai , et al. June 27, 2017

Methods and apparatuses for advanced receiver design


Abstract

Disclosed are embodiments of apparatuses and methods of use thereof for frequency domain (FD) chip level (CL) equalizers used in wireless receivers. The FD-CL-EQ may further selectively apply a higher order matrix inverse or a lower order matrix inverse in the calculation of a channel estimate based on whether interference is present or not. Further disclosed are embodiments of methods and apparatuses for estimating pilot signal-to-interference ratio (SIR) in the wireless receivers. Further disclosed are methods and apparatuses for compensating for phase errors in received demodulated data symbols to improve performance of the wireless receivers.



Inventors:
Tsai; Allan Y. (Boonton, NJ), Lawton; William E. (Pottstown, PA), Iyer; Lakshmi R. (King of Prussia, PA), Fazili; Muhammad U. (Audubon, PA), Raghavan; Manasa (Sunnyvale, CA)

Applicant:


Name

City

State

Country

Type


INTERDIGITAL TECHNOLOGY CORPORATION
Wilmington
DE
US


Assignee:
Interdigital Technology Corporation (Wilmington, DE)


Family ID:
1000002675957

Appl. No.:
15/169,100

Filed:
May 31, 2016


Prior Publication Data






Document Identifier

Publication Date

US 20160353293 A1 Dec 1, 2016



Related U.S. Patent Documents









Application Number

Filing Date

Patent Number

Issue Date

62168241 May 29, 2015
62168104 May 29, 2015
62168431 May 29, 2015




Current U.S. Class: 1/1
Current CPC Class: H04W 24/02 (20130101); H04B 17/336 (20150115); H04L 5/005 (20130101); H04L 27/265 (20130101); H04L 27/3494 (20130101); H04W 28/0236 (20130101); H04W 52/12 (20130101); H04W 56/0035 (20130101); H04M 2207/206 (20130101)
Current International Class: H04B 17/336 (20150101); H04W 52/12 (20090101); H04L 27/26 (20060101); H04W 56/00 (20090101); H04W 28/02 (20090101); H04L 27/34 (20060101); H04L 5/00 (20060101); H04W 24/02 (20090101)

PPP