InvestorsHub Logo
icon url

Not a Short

02/23/06 4:08 PM

#2171 RE: chipdesigner #2166

And Toledo cores with half cache disabled aren't considered defective either.

The thing is you are starting with the presumption that an X3 would be considered defective but I and many others don't agree with that.