Using FB-DIMMs. They limit the fanout and trace length seen by each DRAM. The buffer chip retimes the signals going to and from the DRAMs on DIMM and translates them into signal levels and network topology for the circuit board that is far more scalable in capacity without bandwidth degradation or the need for nearly as many traces.