Constantine, I've known about the micro-architectural improvements for quite some time. Improved instruction latencies, better buffering, new pipeline stages to help the decode segments, branch predictor, TLB improvements, etc, etc. Not much is news at this point. Prescott should be getting a lot of this kind of stuff as well.
Regards,
wbmw