I have to wonder if the 85% simply means the number of fully formed die sites more than a few mm from the wafer edge, i.e. potential working die sites, divided by the total number of full and partial die sites stepped over the wafer. That would be pretty sneaky but OTOH AMD is the company that tried to wow analysts by claiming 90% yields when they were actually talking about line yields.