This is due to them not being able to hit power numbers, seemingly a problem with the tech itself vs implementations
Care to explain this statement in detail? As someone who has designed high speed memory interfaces and associated circuits in the past I am most curious to hear your reasoning. As you might guess I disagree.