InvestorsHub Logo

wbmw

03/13/06 12:05 PM

#2892 RE: pgerassi #2891

Re: NGMA still has parts of P3 in it. The 411 decoder, now 4111 still can't decode more than one complex instruction per cycle. And if the next instruction is simple, can't even decode 1 complex instruction in a given cycle. K8 can do three in any given cycle. It makes it an all around performer on widely varying code.

Wrong again, Pete. AMD essentially has 3 simple decoders. Any "complex" instructions go through the vector path and the micro-code sequencer comes up with a uop equivalent, albeit at a cost to performance. You don't even know how this works, do you?

chipguy

03/13/06 12:05 PM

#2893 RE: pgerassi #2891

AMD has proven that they can make large quantities of top performance product and they continue to do so. All I'm telling Intel is to show me. They haven't yet.

I'd say careful of what you ask for but in this case it doesn't
matter, you will get it regardless. Which is ironic because
in the other sense you almost never *get it*.