InvestorsHub Logo
Followers 4
Posts 4127
Boards Moderated 0
Alias Born 03/06/2003

Re: Elmer Phud post# 2998

Friday, 04/25/2003 1:02:03 PM

Friday, April 25, 2003 1:02:03 PM

Post# of 97868
Paul, Elmer, true. For efficient cache implementation, a processor wants to get as much concurrent access as it can afford. My explanation was not meant to be definitive in details, but rather a simplified sequential explanation of the differences of the approaches.
Volume:
Day Range:
Bid:
Ask:
Last Trade Time:
Total Trades:
  • 1D
  • 1M
  • 3M
  • 6M
  • 1Y
  • 5Y
Recent AMD News