Advanced Micro Devices Inc (AMD)

[Elmer Phud]

Tench -

I doubt the memory request is speculatively issued on every access to L2. That would create way too many bus requests that would later need to be cancelled, especially when you're talking about L2 hit rates of 95%.

So how do the other processors snoop the address otherwise?