InvestorsHub Logo
Followers 0
Posts 2771
Boards Moderated 0
Alias Born 12/03/2004

Re: chipguy post# 48803

Sunday, 12/05/2004 9:28:18 PM

Sunday, December 05, 2004 9:28:18 PM

Post# of 97573
But would raise serious question about WTF problems AMD
was having with it. Four full mask level respins of a shrink job?


Revisions A, B, C, CG were all 130nm.

D0 is the shrink job (of CG), with minor bug fixes and improvements resulting in 1-3% IPC improvement by some measures.

E0 is the second generation part, probably having the additional metal layers and 2nd generation strain, in addition to adding SSE3, etc.


Volume:
Day Range:
Bid:
Ask:
Last Trade Time:
Total Trades:
  • 1D
  • 1M
  • 3M
  • 6M
  • 1Y
  • 5Y
Recent AMD News