InvestorsHub Logo
Followers 4
Posts 3435
Boards Moderated 0
Alias Born 03/05/2003

Re: None

Tuesday, 01/13/2004 4:53:41 PM

Tuesday, January 13, 2004 4:53:41 PM

Post# of 97827
Anyone know offhand what the theoretical peak bandwidth memory controller to core is in K8? Is it more than dual channel PC3200 DDR(1) can provide?

If so, I expect that every bit of bandwidth and latency advantage that 939 can offer will be used; unlike nForce2 where the EV6 "bus" was already saturated. Dual channel PC3200 matched P4 closely, though, but didn't seem to pay off like one might expect.

Time to start digging, I believe.

Paul

Volume:
Day Range:
Bid:
Ask:
Last Trade Time:
Total Trades:
  • 1D
  • 1M
  • 3M
  • 6M
  • 1Y
  • 5Y
Recent AMD News