InvestorsHub Logo
Followers 9
Posts 3882
Boards Moderated 0
Alias Born 07/07/2002

Re: SemiconEng post# 10574

Wednesday, 08/06/2003 11:27:10 AM

Wednesday, August 06, 2003 11:27:10 AM

Post# of 97831
SemiconEng, My sarcasm was in response to yours.

As far as larger wafers, the larger size is obviously causing some cost. What parameter drives this added cost. What might be the trade offs.

I would suggest that in a perfect world Intel would get wafers that matched their specfications. My guess is that when Intel processes a wafer defects are not exclusively random. I can further speculate that the ratio of yeild to wafer size is not liniar.
Volume:
Day Range:
Bid:
Ask:
Last Trade Time:
Total Trades:
  • 1D
  • 1M
  • 3M
  • 6M
  • 1Y
  • 5Y
Recent AMD News