InvestorsHub Logo
Followers 4
Posts 4127
Boards Moderated 0
Alias Born 03/06/2003

Re: BUGGI1000 post# 8119

Monday, 07/07/2003 3:17:34 PM

Monday, July 07, 2003 3:17:34 PM

Post# of 97585
BUGGI, good find! Here is the URL to the whole spec -

http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/23932.pdf

I'm looking at it now & trying to understand the pinout with respect to socket 754. Chapter 5, p. 26-27, has the whole layout in a 31 x 31 table. Pin descriptions follow.

The HT pins are designated L0_, L1_ & L2_, for each of the interfaces. It looks like the HT connections are located along the top, left and bottom of the pinout. Memory pins look like they take up the bulk of the right side. Center pins have a lot of VDD (power) and VSS (ground).

What can we conclude from this? Only that the pinout of 754 has to be totally different. Doesn't shed any light on the question at hand, whether 754 can support dual DDR. Oh, well.
Volume:
Day Range:
Bid:
Ask:
Last Trade Time:
Total Trades:
  • 1D
  • 1M
  • 3M
  • 6M
  • 1Y
  • 5Y
Recent AMD News