United States Patent 7,573,963
Pan August 11, 2009
--------------------------------------------------------------------------------
Method and apparatus for reducing the processing rate of a chip-level equalization receiver
Abstract
A method and apparatus for reducing the processing rate when performing chip-level equalization (CLE) in a code division multiple access (CDMA) receiver which includes an equalizer filter. Signals received by at least one antenna of the receiver are sampled at M times the chip rate. Each sample stream is split into M sample data streams at the chip rate. Multipath combining is preferably performed on each split sample data stream. The sample data streams are then combined into one combined sample data stream at the chip rate. The equalizer filter performs equalization on the combined sample stream at the chip rate. Filter coefficients are adjusted by adding a correction term to the filter coefficients utilized by the equalizer filter for a previous iteration.
--------------------------------------------------------------------------------
Inventors: Pan; Jung-Lin (Selden, NY)
Assignee: InterDigital Technology Corporation (Wilmington, DE)
Appl. No.: 11/824,792
Filed: July 2, 2007
--------------------------------------------------------------------------------
Related U.S. Patent Documents
--------------------------------------------------------------------------------
Application Number Filing Date Patent Number Issue Date
11515169 Aug., 2007 7257152
11210591 Oct., 2006 7116705
60625870 Nov., 2004
--------------------------------------------------------------------------------
Current U.S. Class: 375/347 ; 375/232
Current International Class: H04L 1/02 (20060101); H03H 7/30 (20060101)
Field of Search: 375/130,140,147,148,150,152,259,260,267,316,346,347,229-236 370/310,320,335,328,329,342,441,334
