200Gbps per lane is doable in conventional silicon photonics. Intel had a live demo on the floor at OFC; Marvell likely managed to do it as well, although unlike Intel they do not have their own sipho fab. Their 800G coherent pluggable is also sipho based.